[FAQ] 66AK2E05: TSIP on K2E DSP

Rajarajan Uthayakumar

Expert 4314 points

Part Number: 66AK2E05

How to run TSIP project from TI-RTOS SDK on DSP core of K2E processor?

over 1 year ago

0 Rajarajan Uthayakumar over 1 year ago

TI__Expert 4314 points

To run the TSIP (T1 / E1) Example project for K2E devices make sure the pre-requisites are done.

Install CCS (Version : 9.03) installed (https://www.ti.com/tool/download/CCSTUDIO/9.3.0.00012),
Install PROCESSOR-SDK-RTOS-K2E (Version : 06_03_00_106) (http://software-dl.ti.com/processor-sdk-rtos/esd/K2E/latest/index_FDS.html),
Generate PDK examples (https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1040858/faq-66ak2e05-how-to-generate-the-ccs-pdk-examples-for-k2e?tisearch=e2e-sitesearch&keymatch=66AK2E05#).

Now Import the CCS project into CCS and go on

To Import the project goto File -> Import -> "CCS projects" in "C/C++" -> Browse "Select Search-directory". make sure to uncheck the "Copy Projects into Workspace" (This is to avoid compilation errors only If TI-RTOS SDK was installed in a different location than "C:\ti\").

Now, we have the DSP example project ("TSIP_K2E_C66ExampleProject") and currently "TSIP_K2E_C66TestProject" will run only with proper TSIP connections. (Do not open ARM and DSP examples at the same time, CCS will throw project out-of-sync error dialog).

Without external TSIP connections, the Example project will configure and Open the TSIP port, But the data transfer will not be completed.

For various TSIP configurations, Code modifications need to be done in "Sample.c".

//Sample.c

void tsipConfig (tsipSizeInfo_t *sizeCfg, tsipConfig_t *cfg)
{

    /* Provide size information for TSIP */
    sizeCfg->maxChannels = TSIP_MAX_TIMESLOTS;
    sizeCfg->subFrameSize = 8;
    sizeCfg->wordSize = 8;
	sizeCfg->validParams = TSIP_SIZE_INFO_VALIDPARAMS_NUM_PORTS;
	sizeCfg->numPorts = NUM_USED_TSIP_PORTS;

    /* Global configuration */
    cfg->testMode = TRUE;
    cfg->testModeSelect = CSL_TSIP_TESTMODE_DATA_LOOPBACK;
    cfg->clkRedund = CSL_TSIP_CLKD_REDUN;
    cfg->endian = CSL_TSIP_ENDIAN_LITTLE;
    cfg->priority = CSL_TSIP_PRI_0;
    cfg->maxPriority = CSL_TSIP_PRI_0;

    cfg->sizeCfg = sizeCfg;
    cfg->maxPhase = 10;
    cfg->subFrameCallout=NULL;
    cfg->cxt=NULL; 

    /* Transmit configuration */
    cfg->tx.channel = deviceWhoAmI();
    cfg->tx.frameSize = CSL_TSIP_FRAMESIZE_128;
    cfg->tx.tsPerFrame = 256;
    cfg->tx.clkSrc = CSL_TSIP_CLKSRC_A;
    cfg->tx.dataDelay = 1;
    cfg->tx.bdxDelay = CSL_TSIP_DLY_CTRL_DISABLE;
    cfg->tx.idleDrive = CSL_TSIP_XMTDIS_HIGHIMP;
    cfg->tx.fsyncPol = CSL_TSIP_FSYNCP_ALOW;
    cfg->tx.fsyncClkPol = CSL_TSIP_CLKP_RISING;
    cfg->tx.clkPol = CSL_TSIP_CLKP_RISING;
    cfg->tx.dataRate = CSL_TSIP_DATARATE_16M;
    cfg->tx.clkMode = CSL_TSIP_CLKM_SGL;
    cfg->tx.superFrameInt = CSL_TSIP_INT_ACK;
    cfg->tx.frameInt = CSL_TSIP_INT_ACK;
    cfg->tx.frameIntDelay = 0;
    
    /* Receive configuration */
    cfg->rx.channel = deviceWhoAmI();
    cfg->rx.frameSize = CSL_TSIP_FRAMESIZE_128; 
    cfg->rx.tsPerFrame = 256;
    cfg->rx.clkSrc = CSL_TSIP_CLKSRC_A;
    cfg->rx.dataDelay = 1;
    cfg->rx.bdxDelay = CSL_TSIP_DLY_CTRL_DISABLE;
    cfg->rx.fsyncPol = CSL_TSIP_FSYNCP_ALOW;
    cfg->rx.fsyncClkPol = CSL_TSIP_CLKP_RISING;
    cfg->rx.clkPol = CSL_TSIP_CLKP_FALLING;
    cfg->rx.dataRate = CSL_TSIP_DATARATE_16M;
    cfg->rx.clkMode = CSL_TSIP_CLKM_SGL;
    cfg->rx.superFrameInt = CSL_TSIP_INT_ACK;
    cfg->rx.frameInt = CSL_TSIP_INT_ACK;
    cfg->rx.frameIntDelay = 0;
}

Documentation on TSIP CSL API functions and Macro definitions are present in following loation is SDK "{K2E_PDK_INSTALLATION_FOLDER}/packages/ti/drv/tsip/docs/doxygen/html/index.html" (Open this file chrome browser for better viewing).

K2E Project Log, we can only verify API functionality and Port status in the processor from this log. After connecting the TSIP hardware, we can confirm the Full duplex communication.

[C66xx_0] **************************************************
******* TSIP Example Start ***********************
**************************************************
TSIP port 0 is powered up
TSIP driver instance successfully initialized 
TSIP port instance successfully initialized 
TSIP port 0 super frame interrupt is registered
Initialize application buffers before TSIP-APP transfer
Enabling TSIP timeslot TX 0 RX 0... 
TSIP timeslot TX 0 RX 0 successfully enabled 
TSIP data transfer...

SDK documentation Link: https://software-dl.ti.com/processor-sdk-rtos/esd/docs/latest/rtos/index_device_drv.html
For TSIP connections in EVM, refer to this document K2E_EVM_SCH_16_00175_03.pdf

Thanks & Regards,

Rajarajan U

Processors

Processors forum

[FAQ] 66AK2E05: TSIP on K2E DSP