TDA4VM: How to reduce SPI communication internal gap?

TS L

Intellectual 911 points

Part Number: TDA4VM

Hi TI Expert.

For SPI communication,I found that the gap between two byte is too large.see following picture:

for 1Mbps SPI, the gap between two bytes are 5us

Q:Is there any way to reduce the gap ?

over 4 years ago

0 Brijesh Jadav over 4 years ago

TI__Guru**** 503765 points

Hi TS L,

Are you using multi-channel mode? Can you try single channel mode? Also Are you using DMA for transferring data? Because otherwise between transmit request, there could be delays.

Regards,

Brijesh

0 TS L over 4 years ago in reply to Brijesh Jadav

Intellectual 911 points

Hi Brijesh

One channel and FIFO is used,not use DMA.

Regards,

TSL.

+1 Brijesh Jadav over 4 years ago in reply to TS L

TI__Guru**** 503765 points

Hi TS L,

In this case, there will be delay, depending on your packet size, isn't it? Because for every packet transfer, there will CPU intervention to submit the request again and that can potentially show delay on McSPI transfer..

Regards,

Brijesh

Processors

Processors forum

TDA4VM: How to reduce SPI communication internal gap?