• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 158 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM625: technical issues about memory

Ethan Tian
Intellectual 1862 points
Part Number: AM625

Hi experts

1. Is it feasible to use the second MMC interface (MMC2) of TI's AM6254x as the boot of the SD card? Because this group of SDCD&SDWP and other data lines are together and can be configured.


2. Based on the speed limit of DDR4, please help measure the speed of DDR4 (relevant benchmark operation, boot time/download speed of the overall system, how to evaluate the impact of DDR4 on the overall performance? )

3. Regarding the memory size occupied by TI's sample system when running, please provide the corresponding data;

4. Please confirm whether SD_CD/SD_WP of SDIO (MMC1) can be locked to 1V8 risk;


5. If the pin level has floating voltage before the MCU is started, will it affect the power-on of the MCU?

BR

Ethan

  • 0
    TI__Guru**** 188929 points

    Hello Ethan, 

    Thank you for the query.

    Looks like you have included multiple memories in the same query.

    Could you please separate the MMC related questions and the DDR queries as separate threads for ease of tracking and assignment.

    Please note that the memory interface are not failsafe IOs and customer has to take care of any violation in their design.

    Regards,

    Sreenivasa