• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 100 subscribers
  • Views 242 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMDS64GPEVM: Is it possible to run XIP on A53 processor?

Benjamin Roytburd
Intellectual 300 points
Part Number: TMDS64GPEVM


Hello,

I am reading through the SDK guide for the AM64x MCU, and I was wondering if it is possible to use XIP programming / debugging on the A53 core? I see there are examples and guides on how to do it with the R5F core, but not the A53. 

I am also a little confused on how the A53 core interfaces with memory, based on the memory map I understand that the R5F cores use the 2MB of MSRAM between each other, but what about if I use the A53 core with bare metal / no RTOS? In this case, am I still able to communicate with other processors? I was able to flash and load an a53 "hello world" example with no RTOS using the OSPI boot mode steps. But I am looking for a bit more guidance as to how the A53 processor loads the program out of OSPI flash and into DDR. 

Thanks

  • 0
    TI__Genius 12330 points

    Benjamin,

    Thanks for your query, while I get more pointed answer to memory interfaces please refer to the  XIP Programming Guide . Please also refer to Program Loading and Running Guide

    it would also be useful to help if we know some details of your requirements and the end goals you are trying to achieve.

    Regards

    Anshu

  • 0 in reply to Anshu Choudhary
    Intellectual 300 points

    Hi Anshu, 

    Thanks for replying! My goal is to decide between using the R5F core and the A53 core of the AM64x sitara line of processors. I am running a C++ application that needs access to the M4F processor, and I would like to use a processor with a lot of space for running the application software. 

    The R5F core has access to up to 2 MB of RAM, but it can store / run larger codebases by using XIP and running code out of flash. I am wondering if the A53 core has a similar method of "XIP", or if all the code is loaded and ran from the 2GB of DDR memory. 

    Thanks,

    Ben

  • 0 in reply to Benjamin Roytburd
    TI__Mastermind 47606 points

    Dear ,

    apologies for the delay, OSPI interface is available in MAIN domain. So, you can use XIP method for A53 as well.
    You can Load your Application into OSPI memory and tell the A53 core where to point execution location from the OSPI memory .

    A53 is then executed directly from OSPI memory .

    Regards,

    S.Anil.