This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VM-Q1: PCIe Clock Jitter

Part Number: TDA4VM-Q1


Hi TI Experts,

I would like to know how much Jitter/ Phase noise
admit the PCIe SERDES REFCLOCK ?
I could find in the documentation that these signals needed low jitter, but how much? Could we have a maximum limit value?

Best Regards,

AB

 
  • Hi AB:

    The REFCLK input to TDA4 should be compliant to PCIe spec.. This was stated in the TRM (Above Table 7-11):

    "The PCIe interfaces are compliant with the electrical parameters specified in PCI Express® Base Specification Revision 4.0, September 27, 2017."

    You can find the 100MHz REFCLK jitter spec. in the above reference PCIe Base spec in Section 8.6.2 REFCLK AC Specifications. 

    regards

    Jian