TMDX654IDKEVM: Frequency selection for OSC1

Michael

Part Number: TMDX654IDKEVM

Hello!

I was wondering why 24.576 MHz was chosen as the OSC1 clock frequency. From the IDK EVM schematic:

I looked at the technical reference manual for the AM65x and it seem that it's for audio applications.

So, my questions are:

1) Why is 24.576 MHz selected (instead of some other frequency)?

2) If a frequency such as 25 MHz were used, would that be able to serve both audio and non-audio applications?

Thank you for your time!

0 Kallikuppa Sreenivasa over 3 years ago

Hello Micheal Ye,

Thank you for the query. Let me check internally and update you.

For designs focused on ethernet communication, a 25 MHz clock/crystal is recommended.

Checking if you are working on a project or doing some feasibility study ? What is the use case you have i mind ?

Regards,

Sreenivasa

0 Kallikuppa Sreenivasa over 3 years ago in reply to Kallikuppa Sreenivasa

Hello Micheal Ye,

Please see below

For audio applications, if MCLK is set to 24.576 MHz, more accurate DIV values are obtained for 8, 16, 32, 48 and 96 kHz sampling.

Regards,

Sreenivasa

0 Michael over 3 years ago in reply to Kallikuppa Sreenivasa

Hi Sreenivasa,

Thank you for the reply. If we do not have any audio applications, is there a recommended frequency for OSC1 for general use?

Also, what does MCLK and DIV refer to?

Thanks,
Michael

+1 Kallikuppa Sreenivasa over 3 years ago in reply to Michael

Hello Micheal Ye,

If we do not have any audio applications, is there a recommended frequency for OSC1 for general use

Assuming Ethernet is used, as i mentioned above a 25MHz can be used and the the WKUP_OSC0 can be used.

MCLK and DIV was quoted for understanding and related the audio interface. MCLK is the master clock and div is the division factor.

Regards,

Sreenivasa

Processors forum