AM625: Does a Watchdog Timer (RTI) Timeout Drive RESETSTATn low?

Stuart Baker

Part Number: AM625

I'm struggling to find a definitive answer to this in the TRM. When the AM62x internal watchdog expires, does the RESETSTATn get driven low?

Thanks,

Stuart

over 3 years ago

0 Kallikuppa Sreenivasa over 3 years ago

TI__Guru**** 224035 points

Hello Stuart Baker,

Thank you for the query.

Can you please confirm if you are talking about the RESETSTATZ signal.

Regards,

Sreenivasa

0 Stuart Baker over 3 years ago

TI__Genius 10830 points

Sorry, yes RESETSTATz.

0 Kallikuppa Sreenivasa over 3 years ago in reply to Stuart Baker

TI__Guru**** 224035 points

Hello Stuart Baker,

Thank you for the inputs.

Your understanding of the RESETSTATz behaviour seems to be correct.

Let me reassign to the linux expert to confirm.

Please expect a delay in response as i reassign.

Regards,

Sreenivasa

0 Bin Liu over 3 years ago in reply to Stuart Baker

TI__Guru**** 179806 points

Hi Stuart,

The AM62x Watchdog timer timeout itself won't trigger reset. Its timeout events should be routed to ESM, and ESM will drive the reset if it is configured to do so.

0 Stuart Baker over 3 years ago in reply to Bin Liu

TI__Genius 10830 points

Bin,

Thank you. I recall reading about this in the TRM. What is still unclear to me is if that (timeout routed to the ESM) can result in a RESETSTATz being driven low (if properly configured).

Thanks,

Stuart

+1 Bin Liu over 3 years ago in reply to Stuart Baker

TI__Guru**** 179806 points

Hi Stuart,

I am not a reset module expert, but I only know recently we experimented to trigger warm reset in u-boot by configuring Watchdog timer timeout events to ESM.

Hi Sreenivasa,

Can you please comment if main domain warm reset will drive RESETSTATz as well?

+1 Kallikuppa Sreenivasa over 3 years ago in reply to Bin Liu

TI__Guru**** 224035 points

Hello Stuart Baker, Bin

Please refer below description in the TRM

6.3.3.4 RESETSTATz Status Pin

This pin indicates warm reset status (active LOW) of the MAIN domain.

When LOW, it indicates that the MAIN domain is in a warm reset state.

When HIGH, it indicates that the MAIN domain is out of reset. The status of this signal will be captured in MCU CTRLMMR registers

Regards,

Sreenivasa

Processors

Processors forum

AM625: Does a Watchdog Timer (RTI) Timeout Drive RESETSTATn low?