This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

C6745 EMIFA Configuration

Hello,

I doubt whether I can configure my c6745 EMIFA in following configuration. 

Address lines A5 to A12, EMA_BA[0] and EMA_BA[1] as GPIOs. All EMIFA data pins, address lines [A0 to A4], and rest of pins belongs to EMIFA as EMIF interface pins.

Please let me know whether it  is possible.

Regards

Anulal

  • Anulal,

        What is the end goal of programming the pins in that way? Can you provide a block diagram or some other textual description to help us understand your doubts?

  •  Drew Abuan,

    Thank you for reply.

    Actually I need more GPIO pins in my design since other GPOIs are already engaged . So  to use unused EMIF pins as GPIO.  Please refer attached diagram. There some EMIFA signals (Towards Device x) to be configured as GPIO at the same time other EMIFA signals will be used as EMIF.

  • Drew Abuan,

    Thank you for reply.

    Actually I need more GPIO pins in my design since other GPOIs are already engaged . So  to use unused EMIF pins as GPIO.  Please refer  diagram, there some EMIFA signals (Towards Device x) to be configured as GPIO at the same time other EMIFA signals will be used as EMIF.

     

    Anulal

  • Anulal, for 8-bit asynchronous memory interfacing, the EMA_BA pins are used as the LSB's of the address. Make sure those are not used as GPIOs and are connected to the external memory.

    Also if you don't use the WAIT pin, how can you be sure the device is ready when performing reads?

    Otherwise that setup will be ok.

    Jeff

  • Jeff,

    Thank you for your correction.

    As you said EMA_BA pins cant be avoided. Further, my design does not use WAIT pin. So what I understood is, we can configure unused EMIF pins as GPIOs. 

    Anulal