• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 98 subscribers
  • Views 852 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

GPIO raw interrupt status register

siddharth.k53961
Prodigy 160 points
Other Parts Discussed in Thread: AM1808, OMAPL138

Hi ,

We have designed a custom board using the Am1808. Instead of using the AINTC to service the interrupts on the GPIO's we have been trying to do it directly by polling the interrupt status register in the GPIO REGISTER MAP.

  • We haves tested this out on the some of the baks by configuring the pins int he bank to GPIo's using PINMUX.
  • Suprisingly, the INTSTATUS REGISTER, shows the interrupt status only for banks 7and  8 . Where as for the other banks although the GPIO pin value toggles( obeserved by using the INREG/READREG), the INTSTATUS  REG does not capture this. WE have cross checked if the interrupt (rising/falling) is correctly enabled and if the BINTEN for the corresponding bank is programmed correctly. 
  • All the prerequisite settings for the GPIO interrupt enabling is set yet the interrupts for specific banks is not getting detected. 

  1. Does the AINTC not being used some how over ride the interrupts in the GPIO  bank???
  2. Does not enabling system interrupts in the AINTC have something to do with the RAW interrupt status in the GPIO REGISTER MAP???
  3. We have checked the same on the LOGIC PD Omapl138 EVM kit and the results are exactly the same.?? We are using the WINCE BSP from MPC Data and have written a standalone driver to read and write to gpio pins and enable interrupts by writing to the corresponding registers in the GPIO Memory Map.

Siddharth


  • 0
    TI__Expert 5955 points

    Hi,

    I am checking with design to see what you are seeing make sense. I just wonder if it is running with the OS, the other tasks could possibly clear the status.

    In the meanwhile, will you try to configure the AINTC to enable the system interrupt to see if you get the interrupt status register shows correct values for all the banks and interrupts gets generated properly. We do have tests that test the GPIO interrupts but these tests were done to run on a different hardware platform and they are not what you are doing.

    Thanks,

    Tai Nguyen  

  • 0 in reply to Tai Nguyen
    Prodigy 160 points

    Hi,

    • As i have mentioned in the above mail, I am using a WINCE 6.0 BSP for our board. We have used "MPC data WINCE 6.0 BSP" provided for the AM1808 EVM by logic PD to clone and make our own BSP for our Custom Board.

    • I will have to look at the part of the BSP which configures the AINTC and enabled the system interrupts for the GPIO's. As of now we haven't been using the AINTC to check for GPIO interrupts.

    • Can you share the sample code you have used to test the GPIO interrupts (although it is for a different hardware , it might help us as we figure out how to use this feature).???


    Siddharth

  • 0 in reply to siddharth.k53961
    TI__Expert 5955 points

    Hi,

    Here is the zip file that was used on Verification Debug Board.

    Hope it helps.

    Thanks,

    Tai

    8865.arm_gpioint_debug.zip