In the app note for the DDR it has the below comment
TI does not provide timing parameters for the processor’s DDR PHY interface.
Is this still true or not? my customer is going to run their simulation but need the timing info as well.
Also they are wondering if we have any internal delays for the DDR4 pins?
Thanks
