• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 99 subscribers
  • Views 269 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VM: Qestions of DDR ECC

TS L
Intellectual 911 points
Part Number: TDA4VM
Other Parts Discussed in Thread: DRA829,

Hi TI Expert.

in" J721E DRA829/TDA4VM Processors Silicon Revision 1.1 Texas Instruments SPRUIL1B – MAY 2019 – REVISED DECEMBER 2020"


If enable DDR ECC,DDR size shall be changed logically.

Queston:

I want to know that physically,where is the ECC check code?see following picture.

cycle_1:at the end of DDR or

cycle_2:together with the data?

  • 0
    TI__Mastermind 38090 points

    Hi,

    I am looking into whether this information can be shared.

    Can you give more background on why this information is needed?

    Thanks,
    Kevin

  • 0 in reply to Kevin S
    Intellectual 911 points

    Hi

    background:

    for internal SRAM,ECC enabled,the size not change

    but for DDR,if ECC enabled,the size is reduced 1/9.(exampel 8G DDR for 0~8G,the available size become 0~7.111G.)

    normally, the ECC check code storage cell not  cared.

    but my customer asked that, where is the ECC check code？at the end of DDR?

    I do not know this,so,I look forwared for TI Expert Help.