Part Number: SK-AM64
Other Parts Discussed in Thread: SYSCONFIG
I would like to kindly ask you for some help on the MCSPI module.
I set the MCSPI instance 0 to be a Single Master, 3 Pin Mode, TX only. Therefore, I'm only using channel 0, I enabled the tx FIFO and set the data-width to 32 bits. My clock frequency is 12.5MHz. My goal is to continuously send out data without the need to receive anything. Everything works correctly and I can see on an oscilloscope the generated clock and data signals. My problem is that I always get a little delay between consecutive 32-bit words. I would like to get a continuous stream of bits, without any time-delay between words. Is that possible? I read about TURBO mode and that effectively reduces the delay but it's still not satisfactory. The delay I see is approximately 80ns long, which is coincidentally 1 clock period (1 / 12.5MHz). Is there a way to reduce the inter-word delay even further? I tried also using DMA but it doesn't affect that delay. I hope you could help me to get a clearer picture of what's going on inside the MCSPI module.
Fabio
