Hi
For design simplicity, is it OK to use the following clock arrangement for C6678?
DDRCLK: 100MHz;
CORECLK: 100MHz;
PASSCLK: 100MHZ or CORECLK;
SRIOSGMIICLK: 156.25MHz;
MCMCLK: 156.25MHz;
PCIECLK: 100MHZ.
The target frequencies of the DSP are CORE @1GHz; DDR3 @800MHz; SRIO @5GHz; PCIe @5GHz; Hyperlink @12.5GHz.
I am gonna to use two LVDS oscillators (RMS Jitter = 1ps @12k~20MHz) one for 100MHz , one for 156.25MHz, and two clock buffers CDCLVD1204 for the clock fan-out.
If it is OK, what I need to be aware of for the DSP functioning well? Thanks.
Han