This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Boot of all cores via TFTP (C6670)

Hi,

 

I have followed the MCSDK instructions on TFTP  boot, and now have the sample Hello World app boot successfully via TFTP to Core0 of C6670 EVM.

 

I am looking for sample code that shows how the master core can now load the other cores and execute them. I'm using a single image for all cores.

 

Thanks for your help!

 

Ran

 

  • Hi Ran,

    There is an example that will boot multiple cores in SRIO boot. The example will be packaged in the MCSDK GA version due end of this month. You can use this a reference for your demo. As an alternative you can also use MAD tools to deploy the code in multiple core and execute. The MAD tools is already packaged in MCSDK.

     

    Thanks,

    Arun.

  • Hi Arun,

     

    As I am deploying a relatively simple single-image multi-core app, I think that MAD is not needed.

    Would it be possible for you to send me an excerpt of the code that loads the other cores, so that I don't have to wait for the GA package? Something that I can use as a starting point.

    I guess this code should copy the L2 RAM of the master to the slaves, and then init some registers, etc.

     

    Thanks

    Ran

     

  • HI Ran,

    We are going to release the package positively by today. So please wait up to get the examples from the package.

     

     

     

    Thanks,

    arun.

  • Thanks Arun.

    Will the new package be anounced? I haven't seen it anywhere yet.

     

    Regards,

    Ran

     

  • Hi Arun,

     

    I reviewed the SRIO multicore boot example from the new MCSDK. 

    This example places the entire image in DDR, and then core 0 starts each of the slave cores.

    What is the best practice to follow if my single image places some data or code in core 0's internal memory?

    Should I do a memcpy() of the entire L2 memory space from core0 to each of the other cores, prior to starting the cores ?

     

    Thanks

    Ran