Hi,
I am trying to use the 4 extended L2 SRAM of the C7x (3 MB). The documentation explains that it can be accessed from each C7x cores.
I found adresses in the memory map which can correspond but the size doesn't match.
Do you know if these adresses are the right ones ?
Thank you for your help
Charles
