TDA4VM: DDR access priority Question

Hi TI expert

for DDR access priority,whih core have the high priority?is there any way to modify it?

I found that C7X image processing can impact MCU1_0 R5F real-time performace.

Interrupt latency becomes high if start C7X image recognition。