This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VM: How to determine whether TDA4 enables the DDR4 CBT option?

Part Number: TDA4VM


Dear TI experts,

How to check DDR CBT status(enable/disable) on TDA4VM?If enabled, I also need to obtain the AP/DRAM IO Configuration related settings, please tell me the feasible method.

Regards.

  • Hi,

    Command bus training should be enabled unless you are using a hand-edited DDR DTSI / header file compared to what the J7 DDR Register Config tool outputs.

    A few spots you could check:

    • What is "DDRSS_PLL_FHS_CNT" set to in your DTSI / header file? If it is set larger than 2, than CBT should be enabled.
    • What are PI_CALVL_EN_F* set to in DDRSS_PI_191? If set to 1, than CBT should be enabled.

    IO settings are user inputs to the J7 DDR Register Config tool. https://www.ti.com/lit/pdf/spracu8 

    Regards,
    Kevin