• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 100 subscribers
  • Views 290 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VM: Whether TDA4VM supports LPDDR4 dual-channel operation？

Yang Shuwei
Prodigy 90 points
Part Number: TDA4VM

Hi TI Team,

The LPDDR4 used on our ECU is MT53E1G32D2FW , and its array configuration is 2 channels ×16 I/O × 1 rank.

There is a question about the DDR Data Rate:

I noticed that DDRSS not support Independent, 16-bit, two-channel operation for LPDDR4 as below.

Does it mean that TDA4 can only read and write with one DDR channel at the same time?

But we connect CA_A and CA_B of DDR together, in this case, can we enable two channels to read and write at the same time？

 For DDR the max data rate is 4266Mb/s per pin , In the case of dual-channel DDR4, is the maximum data rate of TDA4 and DDR 4266*16 or 4266*32？

Regards,

Shuwei

  • 0
    TI__Mastermind 26535 points

    Hi,

    The bullet point means that the two channels cannot operate independently. As an example, one channel could not be sending a WRITE command while the other channel is sending a READ command. However, the two channels can operate simultaneously, such that both channels issue a WRITE or READ command at the same time.

    Hope this helps clarify your question.

    Regards,
    Kevin