c6678 - SRIO additional wait after enable required?

one and zero

Hi Champs,

after going through the enabling sequence of SRIO and checking the associated Status bits it seems that an additional wait loop (about 1000 cycles) is required before e.g. like BASE_ID, etc. can be successfully modified.

Is this known or documented?

Kind regards,

one and zero

over 14 years ago

0 Aditya over 14 years ago

TI__Expert 6815 points

Hi,

To my knowledge, you shouldn't have to wait. Is there any reason that you want to modify the BASE_ID after initialization?

0 Aditya over 14 years ago

TI__Expert 6815 points

Also, after PLL setup please poll the SERDES_STS register (0x02620154) to ensure PLL has been locked. This is currently not documented in the SRIO user's guide (it is in the pipeline).

The relevant source code:

#define SRIO_SERDES_STS (*(int*)(0x02620154))

do{

rdata = SRIO_SERDES_STS;

}while ((rdata & 0x00000001) != 0x00000001);

0 one and zero over 14 years ago in reply to Aditya

TI__Mastermind 18136 points

Hi Aditya,

thanks the PLL lock checking has done the trick ...

Kind regards,

one and zero

Processors

Processors forum

c6678 - SRIO additional wait after enable required?