• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 100 subscribers
  • Views 415 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Hyperlink Serdes PLL configuration

maril
Intellectual 560 points
Other Parts Discussed in Thread: TMS320C6678

Hi All ,

I understand from the datasheet of TMS320C6678 DSP that there exists a PLL that generates the bit clock for Serdes module in Hyperlink block . This PLL takes the MCMCLKP/N clock as input and generates the bit clock. How do we configure the multipliers/dividers for this PLL. I was not able to locate any info related to the MCM Serdes PLL in any of the documents. I am interested to know whether the hyperlink can be run at lower rates i.e.lesser than 12.5 Gbps by configuring the PLL .

Any poionters will be appreciated.

-Anil

 

 

 

  • 0
    TI__Mastermind 23525 points

    Anil,

    There is a loopback Hyperlink example which uses the LLD in the MCSDK at:  http://software-dl.ti.com/sdoemb/sdoemb_public_sw/bios_mcsdk/latest/index_FDS.html

    After you install it, go to:

    C:\Program Files\Texas Instruments\pdk_C6678_1_0_0_11\packages\ti\drv\hyplnk\example\memoryMappedExample

     

    The PLL you are referring to is integrated into the Serdes itself and programmed through the Serdes registers.  Supported refclk frequencies are:  156.25Mhz, 250Mhz, and 312.5Mhz.  The max link rate that we are supporting initially is 6.25Gbps.  You can run multiples slower if desired, as described in Table 2-12 of the data manual.

     

    Regards,

    Travis

     

  • 0 in reply to tscheck
    Intellectual 560 points

    Hi Travis ,

    Thanks for the info. In your mail you have mentioned that we can program the data rate using Serdes registers. The example aplpciation that you have pointed out configures the Hyperlink Serdes PLLs by programming VUSR_CFGPLL . I could not locate any information about these PLL registers in the documentation. Can you please help me locate this info in the documenation ?

    -Anil

     

  • 0 in reply to maril
    TI__Mastermind 23525 points

    Anil,

    I agree it looks like it is missing from both the data manual and the Hyperlink user's guide.  I'll get the documentation updated.  Let me check and get back to you on what we can share now.  I can tell you where they are located in the memory map, but I don't have a good consolidated description of all the fields in the registers yet.

     

    Regards,

    Travis