This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4AL-Q1: main_uart8 detail check

Part Number: TDA4AL-Q1

Dear TI,

Please help guide two questions.
board-support/u-boot/arch/arm/dts/k3-j721s2-common-proc-board.dts:

1、

main_uart8_pins_default: main-uart8-pins-default
{
pinctrl-single,pins = <
J721S2_IOPAD(0x040, PIN_INPUT, 14) /* (AC28) MCASP0_AXR0.UART8_CTSn */
J721S2_IOPAD(0x044, PIN_OUTPUT, 14) /* (Y26) MCASP0_AXR1.UART8_RTSn */
J721S2_IOPAD(0x0d0, PIN_INPUT, 11) /* (AF26) SPI0_CS1.UART8_RXD */
J721S2_IOPAD(0x0d4, PIN_OUTPUT, 11) /* (AH27) SPI0_CLK.UART8_TXD */
>; };
J721S2_IOPAD......,  What is the principle of configuration?
How to correspond with the schematic diagram?
2、
power-domains = <&k3_pds 357 TI_SCI_PD_SHARED>;
357, How did get this number?
Thanks
  • Hi 

    What is shown above is the configuration of uart8. We want to change this uart8 into uart0.

    How should we configure the corresponding values for the two problem points in the figure above? 

    thanks

  • The J721S2_IOPAD function takes the following inputs:

    1. The address offset of the PADCONFIG register desired

    2. Whether this should be set to input or output depending on the signal configured

    3. Which mux mode the pin should be set to

    The definitions for these three values for UART0 can be found in the Data Manual (Pin Attributes):

    For example, UART0_RXD hs an offset of 0x0BC (PADCONFIG47), and is Mux mode 11 of the MCASP1_AFSX pin.

    Regards,

    Marco