This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

How to config EMIF_A which is connected to FPGA in C6747

MY chip is C6747.I use EMIF_A  which is connected to FPGA  on CE2/CE3. But I don't know How to config the EMIF_A Controller .

Please tell me how to config?

I even config  AEMIF_A1CR = 0x88644329;AEMIF_NANDFCR &= ~1;

But it don't work when I read or write.

  • I don't have any register values to give you because it depends on how your FPGA is configured to communicate. The EMIFA port is a master peripheral on a parallel bus and it will communicate to a device based on the register configuration you provide. As long as you provide it with the proper values for a specific memory device (or in this case FPGA) it should have no issue communicating.

    If you are having issues talking to the FPGA you should make sure that all of the appropriate EMIFA registers have been configured (e.g. CEnCFG) properly based on how the FPGA expects to receive read/write requests from the DSP.

  • Hi,liangxiao.
    Do you solve your problem? I am now working on C6747 and also use EMIFA to read from an internal FIFO in FPGA. My code is write as follows:

    1. PSC power up for EMIFA.
    2. Set pinmux for EMIFA.
    3. Set up EMIFA register as follows:
    void Setup_EMIFA(void)
    {
     AEMIF_A1CR = (0xF<<26) | (0x7<<17) | (0xF<13) | (0x7<<4) | (0x3<<2) | (0x1);
    }

    I can see the waveform from CE and OE via an osciliscope.