The question about emif interface

YongchaoDeng

Now ,i use emif interface connect to flash , sdram and fifos.Is there any thing need between the emif interface if contention on the bus?How can i solve the problem?

The flash connect to CE1,the sdram conncet to CE0 and the fpga connect to CE2.The hpi interface connect to s3c2440.

over 16 years ago

0 BrandonAzbell over 16 years ago

TI__Guru 64410 points

I'm not quite sure I understand what you are asking. If the 3 devices are connected to separate chip select/chip enable lines, you should not have an issue with contention. The main thing to consider is the bus turnaround time between chip select spaces and ensure the slave devices can turn off their output buffers in this time.

0 zhongjun zhao over 15 years ago

Prodigy 10 points

hi:

i am a newer. i want to pru out a topic,but i don't know how to do. can you tell me the operation,thank you !

Processors

Processors forum

The question about emif interface