• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 97 subscribers
  • Views 277 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AIF SerDes Clocking

Yogesh CS
Prodigy 95 points

Hi,

 

I was refering external ref clock for AIF2 PHYSYNC & RADSYNC in literature sprabi2.pdf(Hardware design guide) for CPRI mode,in doc it is mentioned that clock ref should be 307.2MHz(Table16,page91) .Is it should be 245.76MHz or 307.2MHz ?????