• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 244 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Reducing Slew rate for GPIO I/O

Ramana_Munich
Expert 1660 points

Hi,

i am using TI-C6452 DSP. The DSP has the peripherals FPGA ,DDR2. I want to reduce the slew rate or driver strength to control the GPIO I/O, especially for EMIF.Do some one know any bit corresponding to slew rate or driver strength in any of the doc's? or is there any method to do it?

 

Regards.