HI All:
I make the DM3730, and found HSYNC VSYNC DSS debugging rising phase is not in sync,I also saw no relevant registers DSS register can be set,somebody help me,thank you...
same problem:
http://e2e.ti.com/support/dsp/omap_applications_processors/f/447/p/31366/112548.aspx#112548