Hi,
We got the following answer on the following e2e thread.
--------------------------
HS400 is not supported.
Please use the datasheet https://www.ti.com/lit/gpn/am6442 or html https://www.ti.com/document-viewer/AM6442/datasheet/GUID-F75A69C6-17BB-4819-946A-FC06602B3DC6#TITLE-SPRSP56INT_SPRS932_CH06_00034 for definition of supported features. I will file a bug on the EVM User's Guide.
--------------------------
However, it seems that eMMC is actually working at HS400 DDR mode on the TMDS64GPEVM.
Can the customer use MMCSD0 Host controller as HS400 DDR mode ? Could you explain why HS400 is not supported ? Did you find any issue at the test of this mode ?
Here is the output by confirming via U-Boot.
=> mmc info
Device: mmc@fa10000
Manufacturer ID: 13
OEM: 14e
Name: S0J56
Bus Speed: 200000000
Mode: HS400 (200MHz)
Rd Block Len: 512
MMC version 5.1
High Capacity: Yes
Capacity: 14.8 GiB
Bus Width: 8-bit DDR
Erase Group Size: 512 KiB
HC WP Group Size: 8 MiB
User Capacity: 14.8 GiB WRREL
Boot Capacity: 31.5 MiB ENH
RPMB Capacity: 4 MiB ENH
Boot area 0 is not write protected
Boot area 1 is not write protected
=>
Thanks and regards,
Hideaki