This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

L2 ram latency

Hi everybody
Since there is no L1D cache on the 6727,  what is the L2 latency for data fectching?
Thanks
Albert

- Show quoted
  • The internal memory is all single-cycle data access.  This is mentioned on the first page of the data sheet under the "Enhanced Memory System" bullet.

    For instruction accesses everything must go through the L1P.  So for a "hit" in L1P the instructions will execute in a single cycle.  If there is a "miss" in L1P then you occur a 2-cycle miss penalty (documented in Section 2.5 of the 6727B datasheet, sprs370b).