Other Parts Discussed in Thread: TFP410
Our customer connects AM62x DSS parallel interface to TFP410 on their custom board.
Can the delay time between PCLK and each other output signal (VSYNC, HSYNC, DATA[23:0], DE) be adjusted by register settings?
Best regards,
Daisuke
