This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM6442: ADC FIFO read time

Genius 3186 points
Part Number: AM6442
Other Parts Discussed in Thread: TMDS64EVM

Hi

May I have a question about AM6442 ADC FIFO?

I am testing AM6442 in TMDS64EVM(PROC101C, HS-FS chip) with MCU+SDK 9.00.00.35 adc_singleshot_am64x-evm_r5fss0-0_nortos_ti-armclang example.

I had mesure the FIFO read time by edit sample as this,

    GPIO_pinWriteHigh(CSL_GPIO1_BASE, 66); // for debugg pad C18

  //  for (loopcnt = 0U; loopcnt < fifoWordCnt; loopcnt++)
  //  {
     //  fifoData = ADCGetFIFOData(baseAddr, ADC_FIFO_NUM_0);


    fifoData = HW_RD_REG32(baseAddr + ADC_FIFODATA(ADC_FIFO_NUM_0));


  //  }

    GPIO_pinWriteLow(CSL_GPIO1_BASE, 66); // for debugg Time count

In this code, ADC FIFO read time could mesure as GPIO HI time.

As a result, the time was about 400 ns.

I think the CPU is runnning 800 MHz, So we could more fast read.

Is there any way to more fast read the FIFO?

Or is this FIFO memory's max performance?

Thanks,

GR

  • Hello GR ,

    I am looking at your query, and you may expect a reply in one or two days.

    Regards,

    S.Anil.

  • Hello GR ,

    I have looked at your code, and it seems fine.

    But in your test code, there is a for loop, GPIO_pinWriteHigh and GPIO_pinWriteLow functions creates a delay in your measurement.

    Even if we remove delays of GPIO_pinWriteHigh and GPIO_pinWriteLow functions, approximately you may have the same measurement.

    Or is this FIFO memory's max performance?

    Yes, your understanding is correct. This time (400 ns) would be required to read FIFO data for all channels.

     May I know what your case is here to better assist you?

     

    Regards,

    S.Anil.

  • Hello Anil,

    Thanks for your information.

    Yes, your understanding is correct. This time (400 ns) would be required to read FIFO data for all channels.

    This information is what I want to know.

    I understand.

    Best regards,

    GR