This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM623: Configure PLL in Linux Device Tree.

Part Number: AM623
Other Parts Discussed in Thread: SYSCONFIG

Hello,

I am looking for ways to configure PLL (Phase Locked Loop) in Linux by using a Device Tree for AM62x SOC. The reason for changing the PLL settings is because I want to generate a specific UART functional clock frequency for a more accurate baud rate generation. The default functional clock frequency is 48MHz which is derived from a default PLL settings. Due to legacy issue in old product, I don't have many options in choosing uart baud rates. Unless I change the PLL settings, I wouldn't be able to get to the baud rate that I want and with an acceptable error. I can find the PLL settings to generate the required UART functional clock frequency by using the SYSCONFIG tool (cloud version) but the tool doesn't generate a dtsi file for the PLL settings. So, can you advise me on how to configure PLL by using a Device Tree? Or are there any other ways to change the PLL settings besides Device Tree? Can you point me to any sample codes for PLL configuration?

I do realize that by changing PLL settings, the other peripheral's clock will be affected but I do anticipate that, and I will have to readjust the clock rate for those affected peripherals.

Regards,

Chai

  • I will confirm, but I'm fairly sure we do not support any PLL clock frequencies other than the default PLL configurations.

    Regards,
    Paul

  • I confirmed we do not support PLL frequency change.  Therefore, you only have two options: the 160MHz HSDIV1 clock source, or the 192MHz HSDIV0 clock source via the UARTx_CLK_CTRL programmable divider.

    I can assign this thread to someone on the Linux software team if you still have any device configuration questions.

    Regards,
    Paul