• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 99 subscribers
  • Views 269 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320C6678: Usecase without DDR3 memory

Koichiro Tashiro
Mastermind 22945 points

Part Number: TMS320C6678

Hi,

My customer wonders it is possible to use C6678 without DDR3.
The program is small enough to put in internal SRAM.
Is it possible?

If so, what is recommended DDR signal handling (CKE, ODT, DQS, DS, etc.) on PCB?

Thanks and regards,
Koichiro Tashiro

  • 0
    TI__Mastermind 25535 points

    Koichiro Tashiro said:
    My customer wonders it is possible to use C6678 without DDR3.
    The program is small enough to put in internal SRAM.
    Is it possible?

    ----------------------> Yes, it is possible.

    Koichiro Tashiro said:
    If so, what is recommended DDR signal handling (CKE, ODT, DQS, DS, etc.) on PCB?

    This will be answered by our hardware experts.

    Regards

    Shankari G

  • +1 in reply to Shankari G
    TI__Mastermind 25535 points

    ,

    https://www.ti.com/lit/an/sprabi2d/sprabi2d.pdf

    Page no: 59 -----

    =========================

    Unused DDR3 Pin Requirement

    ==========================

    6.8.4 Unused DDR3 Pin Requirement If the DDR3 peripheral is disabled, all interface signals can be left floating and the input buffers are powered down. All unused DDR3 address pins must be left floating. All unused error correction pins must also be left floating. All remaining control lines must also be left floating when unused. Unused byte lanes must be properly disabled in the appropriate MMR. If the DDR3 interface is not required, the DDR3 PLL supply (AVDDA2) must still be connected and the ferrite bead installed to minimize noise. Even if the DDR3 interface is unused, a reference clock is still required to ensure that the DDR peripheral is initialized to a proper state.

    Regards

    Shankari G