Hi everybody ,
I need some clarification on memory availble to DSP .
I see in TRM SPRUJ52C document there is a drawing on page 419 : figure 6.1 in section 6.1.1 Compute Cluster Overview
there is a mention for 3MB sram : coudl you a little elaborate if it is out of the total 8MB ? is it for DSPx ?
So there is 3MB of SRAM, but I didn’t find any information about what we can do with it, it is only SRAM accessible by the DSP? A part of it can be configured as cache? It is 3MB for each DSP not 3MB shared by all DSP?
There is also a MSMC2 :
For this one I didn’t find any information what is its function, it just manages the coherence of DSP caches?
thank you
BR
Carlo