Hello Champs,
What type of DMA is used when copying data from DDR to cache?
Thanks
Regards
Shine
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello Shine
Thank you for the query.
Help me understand the use case for copying data from DDR to cache. This may not be allowed or possible.
Regards,
Sreenivasa
Hello Sreenivasa,
Thank you very much for your great support.
When cache hit missing occurs, the core will try to read data from DDR, can the dma be used for the data move from DDR to cache?
Thanks
Regards
Shine
Hello Shine
Thank you.
When cache hit missing occurs, the core will try to read data from DDR, can the dma be used for the data move from DDR to cache?
I am not sure if this is possible since the data is being read by the core.
Let me assign to our expert to get his thoughts.
Regards,
Sreenivasa
This is not specific to AM64x, in general there is no separate DMA involved in a cache miss. The processor core (in AM6442 case A53 or R5) cache controller is the initiator the fetches or evicts a cache line (64bytes with A53, 32bytes with R5) in a burst. You can think of this cache controller as being a dedicated DMA for just the purpose of reading and writing between main memory and caches.
Pekka