Other Parts Discussed in Thread: TDA4VH
Hi TI Experts,
Customer is working on TDA4VH SDK9.0.
They are referring the below link to implement inline ddr ecc.
They want to implement it on MCU1_0.
Also they configured the MCU1_0 to run in MSMC or OCMC to avoid using DDR shown below.

However, after enabling the ddr ecc code, the linux run will die shown below.

May I know in the current SDK (SDK9.0 or the newly released SDK9.1), do we support enable inline ecc check in SPL on MCU1_0?
Thanks a lot!
Kevin