Hello,
I am coming back on the point 1 (How many clocks can each DCC instance compare ? Can the source clocks and the reference clocks be dynamically switched during runtime ? Is this recommended given that changing the configuration in SW would increase the Diagnostic time interval) from the related ticket. Your reference here is the document "Continuous Monitor of the PLL Frequency With the DCC".
We have observed that not all DCC instances are capable to monitor the safety relevant clocks and a few of them are connected with minimum of 2 safety relevant clocks.
e.g. MAIN_PLL_8.HSDIVOUT0_CLK and MAIN_PLL_9.HSDIVOUT0_CLK are connected only to MAIN_DCC 3
Is the reconfiguration of the DCC instances during cyclic operation (normal operation) a valid usecase from TI side or a static configuration for the DCC instances is expected for the whole driving cycle as it is listed in the reference document for autonomous, real-time clock monitoring?
If a reconfiguration during cyclic operation is allowed, what is the maximum duration after the DCC instances are in a steady-state again, so that the DCC instances are providing valid results? The side-effect here is that the diagnostic time interval is increasing for the clock monitoring, which needs to be evaluated from the system integrator, if it is allowed.
Best regards,
Tobias