Part Number: AM6421
Hi Team,
How to clear PCIe downstream interrupt? There is no PCIE_INTD_STATUS_CLR_REG_SYS_0 reg definition in TRM.

-Thomas
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: AM6421
Hi Team,
How to clear PCIe downstream interrupt? There is no PCIE_INTD_STATUS_CLR_REG_SYS_0 reg definition in TRM.

-Thomas
Hi Thomas,
Thanks for your query.
I will check on this and get back to you.
Best Regards
Ashwani
From what I've seen you need to clear the HTI bit in the vendor specific control register to clear the downstream interrupt.
What's the pos of HTI bit? I do not find out it's description in the trm.
How to clear HTI bit? Should be done in RC side or in EP side? Could you please give a sample?
Now, before clear interrupt, there are too many interrupts happened in EP side.
Thanks.
This is the same bit you use to trigger the downstream interrupt. Its description is missing from the AM64x/AM24x TRM. You can find a description for example in the J7200 TRM (SPRUIU1A). The bit is implemented at the same offset for the AM64x, but you probably know that since you're able to trigger downstream interrupts. From the AM64x/AM24x this register can be accessed at 0x0d000408.
I'm not sure about "should", but what works for me is setting this bit to '1' from the RC (obviously) and setting it back to '0' from the EP.
Best Regards,
Dominic