Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[FAQ] TDA4VM: How to configure RGMII clock delay on J7 devices?

Part Number: TDA4VM

How to configure RGMII clock delay on J7 devices?

  • One can fulfill the RGMII delay requirement using any of below options.

    1. Configure both Tx & Rx delay at MAC side, if MAC is supported.
    2. Configure both Tx & Rx delay at PHY side, If PHY is supported.
    3. Enable delay from PCB traces while design of Board, in this case no need to enable delay at PHY or MAC.
    4. Configure the Tx delay at MAC side, and Rx delay at PHY side.

    If PHY side Tx delay is enabled then MAC side we need to disable the Tx Delay.

    Linux SDK:
    We can configure the delay in device tree using the “phy-mode” as follows.

    S.No

    Phy-mode

    Description

    1

    rgmii-id

    Reduced Gigabit MII with No Internal Delay on MAC side, and the Delay will be handled by PHY or Schematic trace.

    2

    rgmii-rxid

    Reduced Gigabit MII with Tx Internal Delay on MAC side, and Rx Delay will be handled by PHY or Schematic trace.


    RTOS SDK:
    In RTOS SDK we don’t have the configuration for the RGMII delay in Application. One need to modify the driver as mentioned in below.

    Default configuration in RTOS SDK disables the RGMII Tx delay at MAC side (RGMII_ID_MODE=1) and programmed on the DP83867 PHY side (PHY on TI EVM) through the following registers.

    • Reg addr 0x32 - RGMII Control Register (RGMIICTL)
    • Reg addr 0x86 - RGMII Delay Control Register (RGMIIDCTL)

    If one wants to enable Tx delay at MAC side, above highlighted code in RTOS SDK to be commented.

    Note:
    RGMII Rx delay configuration not supported in any of J7 devices, It should be enabled from PHY or either PCB traces.