How to configure RGMII clock delay on J7 devices?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
One can fulfill the RGMII delay requirement using any of below options.
If PHY side Tx delay is enabled then MAC side we need to disable the Tx Delay.
Linux SDK:
We can configure the delay in device tree using the “phy-mode” as follows.
S.No |
Phy-mode |
Description |
1 |
rgmii-id |
Reduced Gigabit MII with No Internal Delay on MAC side, and the Delay will be handled by PHY or Schematic trace. |
2 |
rgmii-rxid |
Reduced Gigabit MII with Tx Internal Delay on MAC side, and Rx Delay will be handled by PHY or Schematic trace. |
RTOS SDK:
In RTOS SDK we don’t have the configuration for the RGMII delay in Application. One need to modify the driver as mentioned in below.
Default configuration in RTOS SDK disables the RGMII Tx delay at MAC side (RGMII_ID_MODE=1) and programmed on the DP83867 PHY side (PHY on TI EVM) through the following registers.
If one wants to enable Tx delay at MAC side, above highlighted code in RTOS SDK to be commented.
Note:
RGMII Rx delay configuration not supported in any of J7 devices, It should be enabled from PHY or either PCB traces.