• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 99 subscribers
  • Views 345 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

C6run & C6accel graphics plane limitation

_Ralph_
Guru 10685 points

Are there plans to fix the limitation that you cannot have graphics if you are using C6run?

I refer to the software developer's guide in EZSDK 5.02.02.60:

"The C6Run samples cannot be run without first bringing down the graphics plane"

Also it says: "The C6Accel apps should not be run out with graphics. Please execute the following steps to teardown the graphics plane and ensure that no firmware is running."

Why does it say this when the Signal Analyzer demo clearly uses graphics and C6accel?

I am confused.

Thanks,
Ralph

  • 0
    TI__Genius 17355 points

    Ralph,

    After talking with the SDK team, it appears this statement was added when there was some misalignment between the memory map expected by the various components of the SDK, in particular regarding the SharedRegion's defined for SysLink usage (see here).  For the latest complete release, care was taken to make sure the default memory map that C6Run expected matched with the one that the other components had aligned to, so it is my belief that this statement is not applicable.

    If at any time the memory map changes in the future, the platform.mak and platform.bld files in the <C6RUN_INSTALL_DIR>/platforms/TI816x/ path would need likely need to be updated to make sure the DSP memory region and the SysLink SharedRegion's all lined up.

    Regards, Daniel

  • 0 in reply to Daniel Allred
    Guru 10685 points

    Okay, so the EZSDK documentation is out of date.

    I assume that C6Accel will also work without any issues too since it also depends on SysLink.

    Thanks,
    Ralph

  • 0 in reply to _Ralph_
    TI__Guru** 116170 points

    That is correct. C6Accel should work with out any issues after the shared memory region defined is aligned across all components.

    Regards,

    Rahul