TDA4VH-Q1: ub9xxGW_AR0233DesCSI2Enable & ub9xxGW_AR0233DesCSI2Disable have different lengths.

ST T

Part Number: TDA4VH-Q1

the enable arr len is 10 while the disable arr len is 2, what is the concept behind this setting and will this cause problems?

my sdk is this version: ti-processor-sdk-rtos-j784s4-evm-09_00_00_02

Thanks!

0 Brijesh Jadav over 1 year ago

Hi,

There is no specific reason, we can reduce the enable array also to 2, as it just configures single register..

Regards,

Brijesh

0 ST T over 1 year ago in reply to Brijesh Jadav

but i think this code will set register idx3~idx9 as zero even if we don't have to?

thanks for your reply!

0 Brijesh Jadav over 1 year ago in reply to ST T

No, it will break out when regAddr is 0xFFFF, isn't it?

Regards,

Brijesh

0 ST T over 1 year ago in reply to Brijesh Jadav

let's say script[2] ~ script[9] is not specified, so each will become {0x00, 0x00, 0x00}

so they are not 0xFFFF, so they will go inside the while loop?

are there any mistakes in my reasoning?

Thanks for your help!

best,

+1 Brijesh Jadav over 1 year ago in reply to ST T

Yes, but the second entry in the array is 0xFFF, that will make sure to break the loop.

Regards,

Brijesh

Processors forum