Hi,
My customer wants to confirm about the errata i2326.
In their system, Separate Clock Architecture may be used in the future model. Own PCIe refclk on each device is used, AM64x as Root-complex and FPGA as End-point.
Is the errata i2326 applied to this use case of Separate Clock Architecture as well ?
Regards,
Hideaki