Can code and data be loaded from SRIO to the internal memory space of core 0 (or to any of the other cores), to 16 bit EMIF, to the DRAM or any of the other peripherals?
Which document section describes this?
If SRIO is not the right port to use for boot, what interface is recommended?
Thank you in advance.