• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 98 subscribers
  • Views 425 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4AL-Q1: ISSI LPDDR4 configuration

Matias Fernandez
Prodigy 210 points
Part Number: TDA4AL-Q1
Other Parts Discussed in Thread: SYSCONFIG

Tool/software:

Hi TI Team,


We wound need you support to load the right paramenter of the ISSI LPDDR4 we are currently using on our system.

Attached you can see the datasheet and Register Configuration spreadsheet for Jacinto7 DDRSS.

Thanks a lot for you support.

 Final_SPRACU8A_Jacinto7_DDRSS_RegConfigTool_TIEdit_Jan17-2023.xlsm8Gb LPDDR4-4X Datasheet (x32) IS43-46LQ32256B(L).pdf

  • 0
    TI__Mastermind 38900 points

    Hi Matias,

    The purpose of the DDR register configuration tool is to allow customers to easily customize the DDR register settings for their specific system. The information required to fill in the tool is mostly high level information pertaining to the customer's system, or specific timing information that can be found in the LPDDR4 datasheet of the LPDDR4 device selected by the customer.

    We understand that some inputs may be unclear, and we are happy to clarify any specific questions you may have. 

    Can you please let us know which parameters you are unclear on?

    Thanks,
    Kevin

  • 0 in reply to Kevin S
    Prodigy 210 points

    Hi Kevin,

    We are using TDA4AL -> 

    1) Shall we complete only DDRSS0? what about rest columns DDRSS1, DDRSS2,...? can be remain with any value?

    2) How shall we update items 13,14 and 15 (based on LPDDR4 datasheet shared?

    Thanks in advance

  • 0 in reply to Matias Fernandez
    TI__Mastermind 38900 points

    Hi Matias,

    1) Yes, only the values for DDRSS0 need to be filled in. As a side note, we recently released an online version using SYSCONFIG which should remove the extra DDRSS when selecting TDA4AL. 

    https://dev.ti.com/sysconfig/?product=TDA4x_DRA8x_AM67x-AM69x_DDR_Config&device=J721S2_TDA4VE_TDA4AL_TDA4VL_AM68x 

    2) Since you only have a single DDRSS, NA is fine for the configuration (13), and the granularity (15) is a "don't care" - you can leave as-is. You can set the memory size (14) to match the total memory on your PCB.

    Regards,
    Kevin