• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 99 subscribers
  • Views 334 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

[FAQ] TDA4VM: Is there a guide to choosing the right OSPI Flash parts that are supported on Jacinto 7?

TDA4VM: [HKMC P6] OSPI part compatibility

Raghavendra Shanbhag
Expert 1115 points
Part Number: TDA4VM

Tool/software:

hello,

While checking compatibility of the a OSPI NAND Flash memory with TDA4VMPE, I came across following E2E post which lists certain criterias.

I want to confirm if the FAQ is current and upto date. 

https://e2e.ti.com/support/processors-group/processors/f/processors-forum/946418/faq-tda4vm-is-there-a-guide-to-choosing-the-right-ospi-flash-parts-that-are-supported-on-jacinto-7

I have not verified all points but xSPI mode supported at POR as per TRM is 1S-1S-8S whereas the above FAQ mandates 1S-1S-1S. Can you please clarify?

regards,

Raghu.

  • 0
    TI__Guru** 111595 points

    Hi Raghu,

    Raghavendra Shanbhag said:
    I have not verified all points but xSPI mode supported at POR as per TRM is 1S-1S-8S whereas the above FAQ mandates 1S-1S-1S. Can you please clarify?

    You are citing reference from OSPI Boot Mode, and the 1S-1S-8S statement is accurate for OSPI bootmode. The xSPI bootmode (a variant of OSPI) is described in a separate section, and it does support a maximux of 8D-8D-8D mode.

    Please look through the corresponding xSPI Boot Device Configuration section.

    The exact configuration used depends on the values of the SFDP and Mode Bits from MAIN Boot Mode Configuration Pins. 

    Please note that xSPI boot mode is not supported on the older Silicon Revision (SR) 1.0 SoCs, and only supported on the newer SR 1.1 or SR 2.0 TDA4VM/J721E SoCs.

    regards

    Suman

  • 0 in reply to Suman Anna
    Expert 1115 points

    Thank you Suman.

    Sorry, I mixed up my question about xSPI and OPSI in the same thread.

    Let me rephrase my questions:

    1. From SoC point of view what is the default OSPI boot config after POR?

    Is it 1S-1S-1S as mentioned in here or 1S-1S-8S as suggested in TRM? What is operating frequency after POR for this interface? I suppose it wont be 166MHz.

    2. while checking for compatibility of OSPI flash devices with J721 devices (TDA4VMP / E to be specific), we should refer the FAQ in link above. right?

    Please let us know if the approved list (there is small list in the FAQ) of OSPI devices.

    regards,

    Raghu.

  • +1 in reply to Raghavendra Shanbhag
    TI__Guru** 111595 points

    Hi Raghavendra,

    Raghavendra Shanbhag said:
    Is it 1S-1S-1S as mentioned in here or 1S-1S-8S as suggested in TRM? What is operating frequency after POR for this interface? I suppose it wont be 166MHz.

    The true OSPI boot mode will be 1S-1S-8S as mentioned in the TRM. The 1S-1S-1S would be the SPI boot mode. Most flash parts are compliant with the JEDEC xSPI standards JESD251 and JESD216D xSPI boot modes, so the modes follow the xSPI Flow Chart diagram.

    The frequency of operation is 33 MHz in OSPI boot mode (SPI is even less).

    Raghavendra Shanbhag said:
    2. while checking for compatibility of OSPI flash devices with J721 devices (TDA4VMP / E to be specific), we should refer the FAQ in link above. right?

    This was base guidelines, and covers the majority of the flashes.

    Raghavendra Shanbhag said:
    Please let us know if the approved list (there is small list in the FAQ) of OSPI devices.

    The ones listed in the FAQ are the ones used on our EVMs, so provide the most ease of adaptation. The Micron part is an OSPI part while the Cypress part is a true xSPI compliant part.

    regards

    Suman