This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
am623 includes three external reset input pins: MCU domain cold reset (MCU_PORz), MCU domain hot reset (MCU_RESETz) and master domain hot reset request (RESET_REQz).
And three reset status output pins: MCU domain hot reset status (MCU_RESETSTATz), master domain POR cold reset status (PORz_OUT) and master domain hot reset status (RESETSTATz).
① I looked at the power-on timing diagrams of the demo board and pmic. After power-on, MCU_PORz is set high. I want to ask if the M4F core of AM623 manages the power reset of the entire am623, and what is the positioning and function of M4F in AM623
② Do the two reset inputs MCU_RESETZ and RESET_REQZ have reset timing requirements when powering on? I didn't see it in the datasheet.
③ Are there timing instructions for the output of the three reset output pins? For example, after the system is normal, these three outputs should have a sequence.
④Where to find the reset tree?
Hi E2E user,
Thank you for the query.
The below section of the TRM should answer most of your questions.
6.3 Reset
This chapter describes the device reset signals and contains details on reset management.
④Where to find the reset tree?
Refer below section of the data sheet. Can you confirm you see what you are looking for.. If not share an example.
6.3 Reset
This chapter describes the device reset signals and contains details on reset management.
③ Are there timing instructions for the output of the three reset output pins? For example, after the system is normal, these three outputs should have a sequence.
Refer below section of the data sheet
7.11.3 System Timing
For more details about features and additional description information on the subsystem multiplexing signals,
see the corresponding subsections within Signal Descriptions and Detailed Description sections.
7.11.3.1 Reset Timing
② Do the two reset inputs MCU_RESETZ and RESET_REQZ have reset timing requirements when powering on? I didn't see it in the datasheet.
Please refer below errata
i2407— RESET: MCU_RESETSTATz unreliable
when MCU_RESETz is asserted low
The Below FAQs could be used for additional reference
e2e.ti.com/.../faq-am625-am623-custom-board-hardware-design---design-and-review-notes-for-reuse-of-sk-am62b-p1-schematics
e2e.ti.com/.../faq-am625-q1-am620-q1-custom-board-hardware-design---design-and-review-notes-for-reuse-of-sk-am62-lp-schematics
e2e.ti.com/.../faq-am625-am623-custom-board-hardware-design---design-and-review-notes-for-reuse-of-sk-am62b-schematics
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1347063/faq-am625sip---custom-board-hardware-design---design-and-review-notes-for-reuse-of-sk-am62-sip-schematics
Regards,
Sreenivasa