• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 98 subscribers
  • Views 413 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM3359: Board layout guidelines for GPMC Interface to Async Flash & Sync FPGA

Sagar B N
Prodigy 90 points
Part Number: AM3359


Tool/software:

Hello All,

We are having Asynchronous NOR Flash (MT29F2G16ABAEAWP-AIT:E) and Xilinx Artix-7 FPGA connected to the GPMC interface of AM3359 processor (GPMC interface lines are shared/connected to both the devices from processor). Asynchronous NOR Flash is used to store the boot configuration file and is connected to 16bit Address-Data multiplexed Async GPMC interface. We are using 16bit Address-Data multiplexed Synchronous GPMC interface for communication with FPGA.

Can you please provide board layout suggestions for the GPMC interface. Any length matching to be considered (to meet the timing requirements) for the both Asynchronous & Synchronous GPMC interface, please let us know.