• State
  • Replies 2 replies
  • Subscribers 102 subscribers
  • Views 58 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

TDA4VP-Q1: CPSW9G port configuration

ratheesh chandran
Intellectual 615 points
Part Number: TDA4VP-Q1

Tool/software:

Hello TI Experts

TDA4VP42 has 4 port CPSW9G, if i have a requirement to connect a 6 port Ethernet PHY externally, would it be possible?

For e.g. I have a requirement of  4 x 100Base T1, 2 x 1000 Base T1 and i use 4 x PHY to realize this concept, Can I connect the MII of the 4 PHY directly to the SoC?

If not then one of the solution for above problem would be connecting an Ethernet Switch , is there any SW solution for this configuration(i.e connecting more MII to 4 port).

Could you please tell how the 4 x Ethernet Ports is mapped to the Serdes, any pointer to the application note would be helpful. I looked into the TRM , no success

In addition to the above question, i have made one more architecture for the Ethernet Switch. I need to know if this is feasible. I have mentioned the Pin number , Serdes number along with the Ethernet Speed.

.

regards

Ratheesh

  • 0
    TI__Expert 4195 points

    Hi Ratheesh,

    Our expert is currently out of office; please expect a 2-3 day delay in response.

    Best,
    Jared

  • 0 in reply to Jared McArthur
    TI__Mastermind 30750 points

    Hi,

    Sorry for delay in response.

    TDA4VP has 3 CPSW instances.

    Main CPSW2G -> RMII/RGMII 
    MCU CPSW2G -> RMII/RGMII
    Main CPSW9G (Only 4 Ports) -> SGMII/XAUI(2.5Gbps)

    Note:
    All CPSW instances are independent, no inter communication between each of them.

    If you want you can case all CPSW instances together will provide 6 MII interfaces for your use-case.
    Use Native Linux for 3 cpsw instances and create virtual Bridge interface and keep all network interfaces under the virtual Bridge.

    From your diagram above I could see 9 MII interfaces being used out of which 6 via External switch but to SoC only 1 interface in HSGMII (2.5Gbps).
    Apart from above 3 MII interfaces to SoC in HSGMII (2), SGMII (2).

    ratheesh chandran said:
    Could you please tell how the 4 x Ethernet Ports is mapped to the Serdes, any pointer to the application note would be helpful. I looked into the TRM , no success

    Please refer to TRM, below will map the Ports.


    ratheesh chandran said:
    In addition to the above question, i have made one more architecture for the Ethernet Switch. I need to know if this is feasible. I have mentioned the Pin number , Serdes number along with the Ethernet Speed.

    Yes, it is possible to use as shown in Diagram.
    Two Ports on SerDes4 in SGMII.
    Two Ports on SerDes1 in HSGMII (2.5Gbps).

    Best Regards,
    Sudheer