AM3352: AM3552 CS2 does not go hign on Reset

Marjan Radin-Macukat

Part Number: AM3352

Tool/software:

According to a datasheet, when Reset is executed all CSn pins should go High.

Configuration I have is NOR Flash on CS0 and NAND Flash on CS2, where CS2 for NAND Flash goes from high to low by reset.

This causes that with some NAND Flash types output becomes active and thus prevents rebooting.

Is there a solution or workaround that may be done in FW to prevent CS2 going low?

over 1 year ago

0 Jianzhong Xu over 1 year ago

TI__Guru 59265 points

Hi Marjan,

Are you running Linux?

Thanks,

Jianzhong

0 Marjan Radin-Macukat over 1 year ago in reply to Jianzhong Xu

Prodigy 10 points

Hi Jianzhong,

Yes. Issue appears after NAND driver is initialized and mounted.

0 Hong Guan64 over 1 year ago in reply to Marjan Radin-Macukat

TI__Guru 69010 points

Will you provide more details on your setup?
1/. the primary boot media - NOR or NAND?
2/. how is NAND used in your setup?
3/. Is the issue observed previously?
Best,
-Hong

0 Marjan Radin-Macukat over 1 year ago in reply to Hong Guan64

Prodigy 10 points

Hi Hong,

Primary boot is NOR, NAND is for data storage.

It was working for several years with original NAND used, now testing for the 2nd souce we faced issue with reboot, regardless of soft or power on / hardware. Also once NAND is initialized, Lauterbach also complains about bus conflict.

We never checked before if CS2 is going high on reboot, as we had no issue. From my point of view and reading datasheet, it is a bug in processor. Hope there might be some confugration we may apply or try out to get it working. Any workaround for soft reset will not work for hard reset...

Thanks.

0 Frank Walzer over 1 year ago in reply to Marjan Radin-Macukat

TI__Mastermind 44306 points

Hi Marjan,

are we talking about GPMC_CSN2? I assume we need your full boot config. Tables 26-9/10 in TRM show that this signal is affected by NOR Boot in XIP_MUX2 mode. So I assume this is not a bug but a ROM feature. Please verify.

Regards, Frank

0 Marjan Radin-Macukat over 1 year ago in reply to Frank Walzer

Prodigy 10 points

Hi Frank,

Correct, NOR Boot is in MUX2 mode (SYSBOOT [4:0] = 11010b ).

We have not recognized MUX1 configuration where NOR is 1st on the boot sequence that may work?

Thank you and kind regards,

Marjan.

0 Hong Guan64 over 1 year ago in reply to Marjan Radin-Macukat

TI__Guru 69010 points

Hi Marjan,
Yes, if GPMC_CSN2 is used for GPMC-NAND on your board, XIP_MUX1 might be an alternative boot mode to consider for primary NOR booting.
For example, SYSBOOT [4:0] = 10000b => XIP(MUX1) UART0 EMAC1 MMC0
Best,
-Hong

0 Marjan Radin-Macukat over 1 year ago in reply to Hong Guan64

Prodigy 10 points

Hi,

Existing HW cannot change to MUX1 as pin mapping for bus is different, so not an option.

So with XIP MUX2 there is no workaround, right solution is to move and not use CS2 or to use memory that does not provide output when WR and RD are high.

Thank you for the support,

Marjan.

Processors

Processors forum

AM3352: AM3552 CS2 does not go hign on Reset