• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 292 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VM-Q1: VRM setting in PI simulation

Huan YANG
Intellectual 280 points

Part Number: TDA4VM-Q1

Tool/software:

Hello TI experts,

How to set the VRM values during PI simulation for TDA4VM-Q1?

  • 0
    TI__Expert 7655 points

    It depends on the CAD tool and what type of PI simulation you are trying to perform. It could be requesting the PCB's power rail routing's effective resistance and the parasitic inductance btw the VRM and the load. 

  • 0 in reply to Bill McCracken
    Intellectual 280 points

    Hello Bill McCracken,

    I am reading your paper "J721E 10Lyr Reference Design PCB Power Integrity Analysis".

    The background is we found the VRM(R&L) setting in CAD tool(Hyperlynx) affecting PI result a lot.

    So, in your case(J721E),

    1. Does the effective resistance equal to the R in VRM setting?

    2. Does the loop inductance equal to the L in VRM setting?

    3. Do the VRM setting depend on all PMIC(TPS659411), caps and J721E?

    4. How to get the R&L value? Please share your method with your CAD tool.

    Thanks a lot.