• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 97 subscribers
  • Views 991 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DM3730 SDRC data strobe timing(DLL/CDL)

Toshio Ushikubo
Mastermind 9620 points
Other Parts Discussed in Thread: DM3730

Please answer following questions.

Is the delay described below 90-degree which is adjusted inside DM3730?

And if we'd like to enable that delay we have to set ADRC_DLLA_CTRL register as follows, don't we?

SDRC_DLLA_CTRL = 0x0000000A means follows.
      FIXEDDELAY = 0
      DLLMODEONIDLEREQ = 0
      DLLIDLE = 0
      ENADLL = 1 (DLL enabled)
      LOCKDLL= 0 (TrackingDelay mode)

Regards.
  • 0
    Mastermind 9620 points

    Please someone post any response to my question.

    Regards.

  • 0 in reply to Toshio Ushikubo
    Mastermind 9620 points

    My customer has intermittent LPDDR read error and has following question.

     

    DM37x (SPRUGN4N) Technical Reference Manual ,"10.2.4.4.11 Controlled Delay Line"(page 2267)

    explains that DDL/CDL function and it says  "The DLL output is a command that controls the CDLs

    (plus the controlled voltage) and assures an output signal with 90-degree delay with respect to its input signal.".

     

    Please advice what value should beset to SDC_DLLA_CTRL register to strobe data with 90-degree delay

    with respect to DQS signal from LPDDR memory. (when the SDRAM clock is between 83MHz to 200MHz)

     

    Regards.